Electromagnetic Compatibility of Integrated Circuits


Accueil du site > fr > Séminaires > Séminaires - historique 2012 > Electromagnetic Compatibility of Integrated Circuits
Du 9 au 10 février 2012TOULOUSE (31)
This two days course presents the challenges for electromagnetic compatibility of integrated circuits.
A set of basic concepts is proposed as an introduction, covering specific units, parasitic impedance of interconnects, origin of noise, noise margins, time/frequency conversion and 50 ohm adaptation. The second focus concerns parasitic emission, how to design low emission circuits and how to measure the IC emission using standard IEC 61967 methods. A third topic concerns susceptibility, with focus on measurement methods (IEC 62132) and hardware/software techniques to improve immunity to interference. The fourth part is related to modeling approaches for predicting EMC (IEC 62433), based on standards such as IBIS, ICEM and ICIM. Finally, roadmaps and future challenges are briefly reviewed. Illustrations of these concepts are made using IC-EMC, a freeware including unique features and tools for efficient EMC simulations of integrated circuits.

At the end of this course, you will understand the mechanisms of parasitic emission ; take part in a global emission and susceptibility reduction strategy ; handle standard measurements of emission and susceptibility ; and design circuits with reduced interference problems.

Day 1 (Feb. 9, 2012)
o EMC of ICs – An Overview
o EMC Basics concepts
o Measurement methods
o Practical session

Day 2 (Feb. 10, 2012)
o EMC Models
o EMC Guidelines
o EMC Challenges
o Practical session

IC users, IC designers, Students in electronics and IC design, Researchers in CMOS design

As a National Engineering School, in French top 10 best institutes among 200 engineering schools, INSA Toulouse is leading in International Exchange, Bachelor-Master-PhD structure, and ECTS-based programs. The course EMC of ICs is part of a International Master “Embedded Systems” (2 years complete program) and validated through a written exam and fully eligible for 1 ECTS credit.

• 750 EUR per person ;
• 500 EUR for IEEE or SEE members ;
• 250 EUR for PhD or Master Students.
30 % of reduction for SMES coming from CAPTRONIC

The registration fee includes the PPT slides, the 2 lunches and coffee breaks.

LANGUAGE : English

DURATION : 2 days
Lectures in the morning, practical sessions using IC-EMC and Winspice tools in the afternoon

REQUIRED LEVEL : Bachelor of Science, Basis in Electronics, Basis in integrated Circuit

Etienne SICARD
Prof. Etienne SICARD graduated from the University of Toulouse (B.S degree in 1984) and obtained a PhD in 1987 at LAAS/CNRS laboratory. His is a professor at INSA Engineering School. He gives scientific support to industrial projects in electromagnetic compatibility (EMC) of integrated circuits (IC). He was a distinguished lecturer from the IEEE EMC society (2006-2007) on the topic “EMC of ICs”. He chaired the 6th International Workshop “EMC Compo 2009” in Toulouse. His research interests include CMOS design for improved EMC, software development (Microwind, IC-EMC) & signal processing. He is a senior member of the IEEE EMC society.

Alexandre BOYER
Dr. Alexandre BOYER graduated from INSA engineering school in 2004 and obtained a PhD in 2007 in electromagnetic compatibility of Integrated Circuits. He has been a senior lecturer in electronics, microelectronics and signal processing since September 2008. His research interest concern the modeling of IC immunity, the robustness and reliability of IC, as well as software tool development for EMC. In 2011, he joins the French laboratory LAAS/CNRS, as part of the research group Power Management System Integration.

WEB SITE : http://www.ic-emc.org
http://ecd.eurotraining.net > Course service > Quality labelled courses > EMC of ICs

135 av de Rangueil 31077 TOULOUSE cedex FRANCE
Christine AMADIO
PHONE :+33(0) - FAX : +33(0)
fca@insa-toulouse.fr - www.insa-toulouse.fr - Déclaration d’Existence 7331P002531
Crédits © JESSICA FRANCE 2005 - 2016
Le programme CAP’TRONIC est financé par le Ministère de l’Economie et des Finances.