


# Protection logiciels embarqués

**Carl Vincent**


**[carl.vincent@silica.com](mailto:carl.vincent@silica.com)**

**0608729887**



# SILICA Linecard






- ▶ Protection  $\mu$ C
- ▶ Communication
- ▶ External Protection
  - Maxim
  - Flash Sécurisé
- ▶ Protection Renesas

# Protection $\mu$ C





To maintain the availability, the following features are used:

- Programmable voltage detector (part of power voltage supervisor)
- Clock security system
- Emergency stop state (to ensure the failure does not spread)

To maintain the integrity, the following features are used:


- Power-on reset and power down reset (part of power voltage supervisor)
- Write once registers
- Lockable IOs
- Exception fault handling
- Dual watchdog

To maintain the confidentiality the following features are used:


- Flash memory protections (write and read)
- Backup registers and anti-tamper feature

## ARM Processor Portfolio

- Market-proven technology
- Ever expanding applicability
  - Cortex-M0
  - Cortex-A9
  - Cortex-A5
- 200+ partners
- 600+ licenses
- 15Bu+ shipped



# Cortex-M3 Processor Overview



optional blocks, please consult your silicon manufacturers data sheet

- ▶ **Support for 8 regions and each region can be broken up into 8 sub-regions**
  
- ▶ **MPU provides full support for:**
  - Region protection
  - Overlapping protection regions
  - Access permissions
  - Exporting memory attributes to the system
  
- ▶ **Configuration only in privileged mode**

**Important:** Any CRP change becomes effective only after the device has gone through a power cycle.

Table 569. Code Read Protection options

Name	Pattern programmed in 0x000002FC	Description
CRP1	0x12345678	<p>Access to chip via the JTAG pins is disabled. This mode allows partial flash update using the following ISP commands and restrictions:</p> <ul style="list-style-type: none"><li>• Write to RAM command can not access RAM below 0x10000200. This is due to use of the RAM by the ISP code, see <a href="#">Section 32–3.2.7</a>.</li><li>• Read Memory command: disabled.</li><li>• Copy RAM to Flash command: cannot write to Sector 0.</li><li>• Go command: disabled.</li><li>• Erase sector(s) command: can erase any individual sector except sector 0 only, or can erase all sectors at once.</li><li>• Compare command: disabled</li></ul> <p>This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased. The compare command is disabled, so in the case of partial flash updates the secondary loader should implement a checksum mechanism to verify the integrity of the flash.</p>
CRP2	0x87654321	<p>This is similar to CRP1 with the following additions:</p> <ul style="list-style-type: none"><li>• Write to RAM command: disabled.</li><li>• Copy RAM to Flash: disabled.</li><li>• Erase command: only allows erase of all sectors.</li></ul>
CRP3	0x43218765	<p>This is similar to CRP2, but ISP entry by pulling P2.10 LOW is disabled if a valid user code is present in flash sector 0.</p> <p>This mode effectively disables ISP override using the P2.10 pin. It is up to the user's application to provide for flash updates by using IAP calls or by invoking ISP with UART0.</p> <p><b>Caution:</b> If CRP3 is selected, no future factory testing can be performed on the device.</p>


- ▣ Two kind of protections are available:
  - ▣ Write protection to avoid unwanted writings
  - ▣ Readout protection to avoid piracy
  - ▣ Activated by setting option bytes in the Small Information Block (SIF)

- ▶ The Information Block consists of:
  - 2 KBytes for SystemMemory : contains Bootloader
  - 16 Bytes for Small Information block (SIF): contains The Option bytes

▶ 8 option bytes (SIF Block) are available

(+ Their complements = 16 bytes in Total) :

- 4 for write protection
- 1 for read protection
- 1 for Device configuration:
  - IWDG HW/SW mode
  - Reset when entering STANDBY mode
  - Reset when entering STOP mode
- 2 For User Data (To store Security IDs, etc.)



## Readout protection

- ▶ Once the protection byte has been programmed :
  - Main Flash memory read access is not allowed except for the user code (when booting from main Flash memory with the debug mode not active).
  - Pages 0-3 are automatically write-protected.
  - The rest of the memory can be programmed by the code executed from the main Flash memory (for IAP, constant storage, etc.), but it is protected against write/erase (but not against mass erase) in debug mode or when booting from the embedded SRAM.
  - Flash memory access through data read using JTAG, SWV (serial wire viewer), SWD(serial wire debug), ETM and boundary scan are not allowed.
  - All features linked to loading code into and executing code from the embedded SRAM are still active (JTAG/SWD and boot from embedded SRAM) and this can be used to disable the read protection.

## ▶ Tamper detection

- The STM32 F10x provides 10 16-bit registers which can be used to store key data.


This data will be saved in the registers via the optional backup battery, but it will be erased automatically if a tamper is detected via the anti-tamper pin.

## Higher Performance, Security, & Connectivity

- ▶ **Real-time Ethernet for precision automation**
  - IEEE 1588 hardware time stamping & clock synchronization enables accurate, deterministic control over Ethernet networks
- ▶ **(K70 only) Graphical LCD for advanced user interfaces**
  - Single-chip QVGA support possible, allowing use of lower-cost displays without Chip-on-Glass capability
  - Up to 24-bit SVGA with external memory support
- ▶ **Robust system security with tamper detection**
  - Tamper detection with voltage, frequency, and temperature monitoring. External sensor support for physical attack detection
- ▶ **Hardware Encryption for secure data transfer & storage**
  - Significantly faster than software implementations while consuming minimal system resources.
  - Supports numerous algorithms with hardware assisted software routines – SSH, SSL, IPsec, etc

**256KB Flash in 100 pin package starting at \$2.99 for 10K SRP**

## K60/K70 Family Overview



### Enablement Bundle

TOWER development system  
 Complementary MQX RTOS with TCP/IP & USB Stack  
 Eclipse-Based CodeWarrior 10.0 IDE  
 Processor Expert Rapid Application Development Tool  
 IAR, Keil and Full ARM Ecosystem Support  
 Graphics LCD and Encryption libraries

Family	Graphics LCD Controller	IEEE 1588 Ethernet / Encryption / Tamper Detect
K60	-	X
K70	X	X

# Kinetis Product Family Features

MCU Family	Features										Common System IP	Common Analog IP	Common Digital IP	Development Tools
	USB OTG (FS & HS)	LCD (Segment/Graphics)	NAND Flash Controller	Floating Point Unit	Ethernet (IEEE 1588)	Encryption (CAU+RNG)	Dual CAN	Hardware Tamper Detect	DRAM Controller					
<b>K70 Family</b> 512KB-1MB, 196-256pin	●	●	●	●	●	●	●	●	●	●	32-bit ARM Cortex-M4 Core w/ DSP Instructions  Next Generation Flash Memory High Reliability, Fast Access  FlexMemory w/ EEPROM capability  SRAM  Memory Protection Unit  Low Voltage, Low Power Multiple Operating Modes, Clock Gating (1.71V-3.6V with 5V tolerant I/O)  DMA	16-bit ADC   Programmable Gain Amplifiers   12-bit DAC   High-speed Comparators   Low-power Touch Sensing	CRC  I <sup>2</sup> C  SSI (I <sup>2</sup> S)  UART/SPI  Programmable Delay Block  External Bus Interface  Motor Control Timers  eSDHC  RTC	Bundled IDE w/ Processor Expert
<b>K60 Family</b> 256KB-1MB, 100-256pin	●		●	●	●	●	●	●	●					
<b>K50 Family</b> 128-512KB, 64-144pin	●	●			●	●								
<b>K40 Family</b> 64-512KB, 64-144pin	●	●					●							
<b>K30 Family</b> 64-512KB, 64-144pin		●					●							
<b>K20 Family</b> 32KB-1MB, 32-144pin	●		●	●			●							
<b>K10 Family</b> 32KB-1MB, 32-144pin			●	●			●							
														Modular Tower H/ware Development System
														Application Software Stacks, Peripheral Drivers & App. Libraries (Motor Control, HMI, USB)
														Broad 3rd party ecosystem

## i.MX25 – Features

### ▶ Key Features and Advantages


- 400MHz ARM926EJ-S<sup>™</sup>
- 16KB L1 I-Cache, 16KB L1 D-Cache
- 128KB on-chip SRAM for low power LCD refresh
- External memory interface supports DDR2, mDDR, or SDRAM up to 133MHz
- Supports off-chip NAND or NOR Flash
- 10/100 Ethernet MAC with RMII support
- USB 2.0 OTG 480Mbps with high-speed PHY
- USB 2.0 Host 480Mbps with full-speed PHY or ULPPI
- SVGA (800x600) LCD controller with integrated touchscreen controller
- CMOS sensor interface
- Two CAN interfaces
- Two Smartcard interfaces
- Enhanced serial audio interface
- 3 general purpose 12-bit ADC channels
- UART's, CSPI's, I2C, I2S
- 3.3V I/O reduces external component count
- Enhanced security features, including tamper detection for voltage, frequency and temperature
- High-Assurance Boot (HAB)

### ▶ Available Parts

- i.MX251, i.MX255, i.MX253, i.MX257, i.MX258


### ▶ Package and Temperature

- 0.8mm, 17x17, 400-pin MAPBGA
- -40C to +85C, -20C to +70C



## Key Features

- **Ultra-low-power** architecture and flexible clock system extends battery life:
  - 0.1- $\mu$ A RAM retention
  - <1- $\mu$ A RTC mode
  - <250  $\mu$ A/MIPS
- **Integrated intelligent peripherals** including wide range of high-performance analog and digital peripherals offload the CPU
- **16-bit RISC CPU architecture** enables new applications with industry leading code density
- **Easy to Get Started:** Complete development tools starting at only \$20



*MSP430 von-Neumann architecture — all program, data memory and peripherals share a common bus structure. Consistent CPU instructions and addressing modes are used.*

## ► Which MSP430 Programmers can blow the JTAG fuse?

The MSP430 JTAG programming tools that can blow the JTAG fuse are

\* MSP-PRGS430, MSP-GANG430 and the MSP430 Replicator (third-party tool from SoftBaugh).

You can not blow the JTAG fuse using the Bootstrap Loader (BSL).

### JTAG Fuse (see Note 1)

PARAMETER		TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
V <sub>CC(FB)</sub>	Supply voltage during fuse-blow condition	T <sub>A</sub> = 25°C		2.5			V
V <sub>FB</sub>	Voltage level on TEST for fuse-blow			6		7	V
I <sub>FB</sub>	Supply current into TEST during fuse blow					100	mA
t <sub>FB</sub>	Time to blow fuse					1	ms

NOTES: 1. Once the fuse is blown, no further access to the JTAG/Test and emulation feature is possible and is switched to bypass mode.


Access to the MSP430 memory via the bootstrap loader is protected against misuse by a user-defined password.

# Secure Microcontroller Technology



- **Trusted for use in:**
  - **Financial Terminals**
  - **Medical Equipment**
  - **U.S. Government Applications**
  - **Tax Collection Equipment**
  - **Gaming Equipment**



# Battery Backed SRAM = STRONGEST Security




# Program Code Encryption



*Encryption keys different on every device, so is encrypted flash*

# No Code Modification Allowed

- Code encryption makes it difficult for attacker to control execution...
- Integrity checking (optional) makes it practically impossible
  - Integrity check added when code is loaded
  - While running, if integrity check code wrong, self-destruct



# Cryptographic Support

Algorithm	DS5002	DS5250	MAXQ1103	MAXQ1850	MAXQ1004*	MAXQ1010*	USIP	ZA9L0/ZA9L1	Comments
DES	SW	✓	✓	✓	SW	✓	SW	SW	
3DES	SW	✓	✓	✓	SW	✓	SW	SW	Current standard for financial terminals
AES	SW	SW	SW	✓	✓	✓	✓	SW	
SHA-1	SW	SW	✓	✓	SW	SW	SW	✓	Standard one-way hash algorithm.
SHA-2	SW	SW	✓	✓	SW	SW	SW	SW	SHA-224 and SHA-256 in hardware. Others require SW support.
RSA	-	✓	✓	✓	-	-	SW	SW	
DSA	-	✓	✓	✓	-	-	SW	SW	
ECDSA	-	✓	✓	✓	-	-	SW	SW	


- All crypto accelerators have high resistance to side channel attacks (SPA, DPA)

# Communication



## MPC831xE Family

### MPC8313E Block Diagram and Features



#### CPU

e300 processor built on Power Architecture technology, to **400 Mhz rev2.1**

#### DDR2 Memory Controller

16b/32b DDR-333 / DDR2-333

#### x2 10/100/1000 Ethernet MACs

Dual RGMII/RTBI/MII/RMII/SGMII

**IEEE 1588 support VR 2 with rev 2.1**

#### One High-Speed USB 2.0 (480 Mbps)

HS PHY supports host/device

#### Security (AES, DES, 3DES, SHA-1)

#### Power Management Controller

Low standby power

#### Technology and Package

CMOS90G, 1.0V core, 1.8/2.5/3.3V I/O

516 TEPBGAII

## CC430F61xx/513x

MSP430+CC1101 RF transceiver Soc

### Performance

- 16-bit Orthogonal RISC Microcontroller
- Ultra-Low-Power, Integrated Intelligent Peripherals and Easy-to-Use

### Features

- **Power (typical target values at 25°C)**
  - Low Supply Voltage Range 1.8 V to 3.6 V
  - Ultra-low Power Consumption
    - CPU Active Mode: 180  $\mu$ A / MHz
    - Standby Mode (LPM3 RTC Mode): 1.6  $\mu$ A
    - Off Mode (LPM4 RAM Retention): 1.0  $\mu$ A
- **Ultrafast Wake-Up from Standby Mode in 5  $\mu$ s**
- **Package**
  - 64-Pin QFN: 9.1mm x 9.1mm (CC430F61xx)
  - 48-Pin QFN: 7.1mm x 7.1 mm (CC430F51xx)

### Benefits

- High sensitivity & excellent blocking performance for reliable RF communication
- Flexible modulation formats and data rates ensure backwards compatibility
- Embedded packet engine and fast startup times reduce power consumption
- Reduces package size by 50%, saving PCB space and enabling smaller RF enabled products
- Integrated AES128 module provides fast, easy encryption/decryption of data for secure communications
- High analog performance ADC, comparator in an RF SoC

### Development Board and Programmer

- CC430 EM board kit p/n:
  - EM430F6137RF900 (2EM Boards) - \$149 (prelim)
  - FET430F6137RF900 (2 EM Boards + FET) - \$199 (prelim)

### Applications include:

- Smart remote controls
- Home security and automation
- Wireless sensors
- Sports monitoring equipment
- Energy harvesting industrial monitors

#### CC430F61xx Microcontroller


<b>16-bit RISC Orthogonal MCU</b>  <b>25 MHz</b>	<b>Memory</b>	Unified Clock System: FLL VLO REF0 DC0 LFXT1 XT2
	8/16/32kB Flash 2 / 4KB RAM	
	<b>Debug</b>	PMM: POR BOR SVS SVM LDR
	Real-Time JTAG Embedded Emulation Boot Strap Loader	

<b>Peripherals</b>	<b>Timers</b>
Integrated CC1101 RF Transceiver AES128 Encryption/Decryption Comparator B with 16-ch Analog MUX 3-ch Internal DMA CRC16 Data Checking Module 96-Segment LCD Driver (F61xx)	15-/16-bit Watch Dog Timer 16-bit Basic Timer 16-bit Timer A5, with 5 CC Registers 16-bit Timer A3, with 3 CC Registers Real-Time Counter
<b>Serial Interface</b>	
1 x USCL_A (USART/SPI/IrDA) 1 x USCL_B (I2C/SPI)	
<b>Converters</b>	<b>Connectivity</b>
16-ch, 12-bit A/D Converter	40 I/Os



# MC1323X Overview



## ■ Availability

- Samples: Q2 2010 (82 KB Flash)
- Production: Q3 2010 (82 KB Flash)
- Production: Q4 2010/Q1 2011 (128 KB Flash)

Overview	SoC - Integrated 2.4 GHz 802.15.4 Transceiver with Tx/Rx switch & MCU
	250 Kbps
Network Topo.	Peer-to-Peer, Star and Mesh
Software	SMAC, IEEE 802.15.4, RF4CE, SynkroRF, ZigBee
Sensitivity	<-96 dBm
Power Consumption	27 mA Rx
	26 mA Tx (0 dBm)
Power Output	-30 dBm to +3 dBm (S/W selectable)
Memory	82 KB Flash, 5 KB RAM (MC13233C)
	128 KB Flash, 8 KB RAM (MC13234C)
Security	AES128
Power Modes	5 low power, 4 run modes
I/O	Up to 32 GPIO, Timer, SPI, SCI, I <sup>2</sup> C, Up to 12x12 KBI, Carrier Modulated Timer (IR)
Crystals	32 MHz, 32.768 KHz (Optional), 32-bit RTC
Operating Volt.	1.8 to 3.6V with Low Battery Detect
Operating Temp	-40 to +85°C

# RFID Security Migration

- ▶ Today there is growing concern about security of RFID solution
- ▶ Standard Mifare Crypto algorithm is no longer suggested for new design
- ▶ Mifare Ultralight C/ Mifare Plus/ Mifare DESFire EV1 provides much higher security based on standard 3DES and AES algorithms
- ▶ Silica Seriz provide software libraries support to ease the migration


	Mifare Ultralight	Mifare Ultralight C	Mifare Classic	Mifare Plus	Mifare DESFire EV1
<b>Hw Crypto</b>	-	3DES	crypto1	crypto1, AES	3DES, AES
<b>EEPROM</b>	512 Bits	1500 Bits	320 Bits, 1KB, 4KB	2, 4 KB	2,4,8 KB
<b>Special Features</b>	-	-	-	Mifare Classic compatible	-
<b>Certification</b>	-	-	-	CC EAL 4+	CC EAL 4+
<b>Contactless Interface</b>	ISO 14443 A (13.56 MHz, up to 10cm distance, 106- 848kBaud)				

## NFC Application Categories



# Hardware Features

- ▶ NXP PN 512 -13.56 Mhz NFC Tranceiver
  - Supporting protocols: ISO 14443a, ISO 14443b, Felica, ISO 18092 (peer to peer)
  - Baudrate 106/212/424 Kbits
  - MIFARE classic security
- ▶ TDA 8029 Single card reader for supporting SAMs (Security Access Modules)
- ▶ G2XM SOT1122- Passive UHF RFID chip for board tracking identification
- ▶ Measuring Circuit for helping antenna matching calculation
- ▶ Power Amplifier (for additional reading range)
- ▶ NXP Cortex M3 LPC 1766
- ▶ USB Input Voltage with rechargeable LI-ION battery
- ▶ 2 x 16 LCD Display
- ▶ Ethernet Port
- ▶ USB Host port
- ▶ USB Device port
- ▶ JTAG and USB Debug Ports





# Protection devices





November 4<sup>th</sup>, 2009

# 1-Wire Product Line






- ▶ **Crypto-strong bi-directional authentication**
  - ▶ **Secured general purpose EEPROM**
  - ▶ **Security evaluation/consultation**
- by industry experts
- ▶ **Custom packaging developed**
- for the consumable application



Device	Description	Security
DS28E01-100	1-Wire SHA-1 1kbit EEPROM	2-way SHA-1 authentication
DS28CN01	I2C/SMBus SHA-1 1kbit EEPROM	2-way SHA-1 authentication
DS28E01-200	1-Wire SHA-1 1kbit EEPROM	1-Way SHA-1 authentication
DS28E10*	1-Wire SHA-1 OTP (small density)	1-Way SHA-1 authentication

# Protect FPGA against Cloning




## Cost-optimized Copy Protection Scheme – Identification Friend or Foe (IFF)

- ▶ **ICs, Synthesizable cores, Software, Apps Support**
  - **SHA-1 computation**

Device	Description	Notes
DS1WM	Synthesizable Verilog core: 1-Wire Line Driver	Gate count: 3470
DSSHA1	Synthesizable Verilog core: SHA-1 processor	Xilinx Spartan FPGA implementation: 72 flops, 475 LUTs and 2 block rams (254 slices).
DS2460	IC SHA-1 Co-processor	
DS2482-x00	I2C to 1-Wire line drivers	1 or 8 channel options
Discrete	Discrete 1-Wire line driving references	
SW	SHA-1, 1-Wire driving	

## 2 worlds now connected



I<sup>2</sup>C interface

EEPROM

RF interface

## Industrial, medical

- Calibration
- ID
- Parameter update
- Diagnostics
- Maintenance
- Asset tracking
- Activation



## Automotive (\*)

- ▶ Diagnostics
- ▶ Maintenance
- ▶ ID
- ▶ Traceability
- ▶ Asset tracking




## RFID

- ID
- Traceability
- Sensors/cold chain
- Data loggers
- Large RFID memory




## Peripherals, communication and consumer

- Parameter update
- Diagnostics
- Maintenance
- Traceability
- Asset tracking
- Activation



(\*) Not an “automotive grade” product

- ▶ **EEPROM memory**
  - 64Kbit **EEPROM** memory
  - **64-bit factory programmed/locked** unique identifier
  - **40 years** data retention
  - **1 million** erase/write cycles (I<sup>2</sup>C)
  - **100k** erase/write cycles (RF)
  - **32-bit** password protection (write and/or read)
  
- ▶ **Serial bus access**
  - I<sup>2</sup>C, 400 kHz, 1.8 V to 5.5 V
  
- ▶ **RF access**
  - ISO 15693 – up to 53kb/s
  
- ▶ **Power supply**
  - Flexible power supply (RF and/or Vcc)
  
- ▶ **Packages**
  - TSSOP8, SO8, MLP8
  - Unsawn wafer and bumped dice



# NOR PROTECTION

Security Technology	Security Protection
Krypto® Encrypted Access	Protects blocks from being read or modified by requiring a 64-bit password (Note: this is ST Krypto)
Krypto® Password Access	Enables blocks to be set for OTP, and protect blocks from being read or modified by requiring a 64-bit password
Password Protect	Protects blocks from modification by requiring a 64-bit password
One-Time Programming (OTP)	Permanently protects blocks from modification
Krypto® Flex Lock	Software and hardware method of preventing writes or erases of blocks
Block Locking	Software method of protecting volatile and non-volatile blocks in an array
OTP Registers	User programmable OTP space to store unchangeable information
Hardware Write Protection	Prevents writes or erases of blocks by applying a certain voltage on a pin

## System Protection

WRITE AND ERASE PROTECTION

Protection Level	Krypto® Flex Lock	Block Locking	One-Time Programming	Password Protect
Protection Against	ACCIDENTAL CODE MODIFICATION	ACCIDENTAL CODE MODIFICATION	MALICIOUS CODE MODIFICATION	ACCIDENTAL & MALICIOUS CODE MODIFICATION
Protection Mean	<ul style="list-style-type: none"> <li>• Volatile</li> <li>• Temporary block write protection</li> <li>• Software and hardware</li> </ul>	<ul style="list-style-type: none"> <li>• Volatile/non volatile</li> <li>• Temporary block write protection</li> <li>• Software and hardware</li> </ul>	<ul style="list-style-type: none"> <li>• Non volatile/irreversible</li> <li>• Permanent block write protection</li> <li>• Software and hardware</li> </ul>	<ul style="list-style-type: none"> <li>• Volatile/non-volatile</li> <li>• 64 bit password</li> <li>• Write/erase modification</li> <li>• Software and hardware</li> </ul>
Product Family	<i>All families, all densities</i>	M29 M28	M29 <sup>1</sup> M28 <sup>1</sup> M58LT <sup>1</sup> P3X/J3	M29 <sup>1</sup>

## IP Protection

READ, WRITE, ERASE PROTECTION

Krypto® Password Access	Krypto® Encrypted Access
UNAUTHORIZED CODE ACCESS AND CLONING	UNAUTHORIZED CODE ACCESS AND CLONING
<ul style="list-style-type: none"> <li>• Read protection</li> <li>• Non-volatile</li> <li>• 64 bit access</li> <li>• MCU/memory authentication</li> <li>• Permanent block protection</li> </ul>	<ul style="list-style-type: none"> <li>• Read protection</li> <li>• MCU/memory authentication</li> <li>• Non volatile &amp; irreversible</li> <li>• Permanent block write protection</li> <li>• Software and hardware</li> </ul>
M29EW-65 P3X-65 J3-65	M28 <sup>1</sup>

<sup>1</sup> Available on specific densities

# Board ID

**Renesas Technology America, Inc.**



**November 4<sup>th</sup>, 2009**

Utilize current consumption, EMA, etc.


Reverse engineering

Physical attack

Side channel attack


Utilize malfunction

Fault attack




EMA: Electro Magnetic Analysis

# BID Example – Anti-Clone System




Examples	Use Cases / Business benefits	Key requirements
Communication Module	Anti cloning + IP Protection  Need to perform a very secure authentication to protect the IP of the Hardware / Tool set manufacturer  → Core Biz: Repeat sale of Modules	Industry standards (Enterprise, IT, Govt.)  Security strength (PKI)  Must prevent easy manufacturing of cloned devices  Long product lifetime

Random layout    BUS scrambling    Encrypted data








Active Metal Shield




# Protection from Power Analysis

SPA: Simple Power Aalysis



DPA: Differential Power Aalysis




## ► Frequency - Voltage characteristic




## ► Temperature active range




# N211 Block Diagram





- **Renesas programs the product with the application in EEPROM and a TRANSPORT key specific to Avnet**
- **TRANSPORT key is unique to Avnet: only Avnet can inject USER keys**
- **Without the USER key, the product is unusable (will not respond)**
- **Avnet is responsible for the production and programming of the USER keys on behalf of the end customers**
- **Sample units have the same application but are equipped with a 'sample' certificate.**

Board ID Device



1. Capable to show authentication demo
2. Customers can modify authentication condition w/o coding on device side
3. Authenticator can be MCU, other Board ID device or external server
4. Authenticator software is provided as Board ID Security Stack (BSS)
5. BSS Manager software helps customer to go through authentication steps
6. Anti-Cloning, Usage Control, Secure Tracking and IP Protection use cases
7. Only I2C driver, debug port and NV access need to be ported to the target MCU

▶ **Thank you !**